# FAIRCHILD

SEMICONDUCTOR

# MM74HCT273 Octal D-Type Flip-Flop with Clear

## **General Description**

The MM74HCT273 utilizes advanced silicon-gate CMOS technology. It has an input threshold and output drive similar to LS-TTL with the low standby power of CMOS.

These positive edge-triggered flip-flops have a common clock and clear-independent Q outputs. Data on a D input, having the specified set-up and hold time, is transferred to the corresponding Q output on the positive-going transition of the clock pulse. The asynchronous clear forces all outputs LOW when it is LOW.

All inputs to this device are protected from damage due to electrostatic discharge by diodes to  $V_{CC}$  and ground.

February 1984

**Revised February 1999** 

MM74HCT devices are intended to interface TTL and NMOS components to CMOS components. These parts can be used as plug-in replacements to reduce system power consumption in existing designs.

#### Features


- Typical propagation delay: 20 ns
- Low quiescent current: 80 μA maximum (74HCT series)
- Fanout of 10 LS-TTL loads

# **Ordering Code:**

Order Number	Package Number	Package Description
MM74HCT273WM	M20B	20-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
MM74HCT273SJ	M20D	20-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
MM74HCT273MTC	MTC20	20-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
MM74HCT273N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

#### **Connection Diagram**



# **MM74HCT273**


#### (Each Flip-Flop)

Inputs			Outputs
Clear	Clock	D	Q
L	Х	Х	L
н	Ŷ	н	н
н	Ŷ	L	L
н	L	Х	Q0

**Truth Table** 

 $\begin{array}{l} \mathsf{H} = \mathsf{H}\mathsf{I}\mathsf{G}\mathsf{H} \mbox{ Level (steady-state)} \\ \mathsf{L} = \mathsf{L}\mathsf{OW} \mbox{ Level (steady-state)} \\ \mathsf{X} = \mathsf{Don't} \mbox{ Care} \\ \widehat{\uparrow} = \mathsf{Transition from LOW-to-HIGH level} \\ \mathfrak{Q} 0 = \mathsf{The level of } \mathsf{Q} \mbox{ before the indicated steady-state input conditions were established.} \end{array}$ 

# Logic Diagram



www.fairchildsemi.com

2

# Absolute Maximum Ratings(Note 1)

(Note 2)

# Recommended Operating Conditions

( )	
Supply Voltage (V <sub>CC</sub> )	-0.5V to + 7.0V
DC Input Voltage (VIN)	$-1.5V$ to $V_{CC} + 1.5V$
DC Output Voltage (V <sub>OUT</sub> )	–0.5V to $V_{CC}^{} + 0.5 \text{V}$
Clamp Diode Current (I <sub>IK</sub> , I <sub>OK</sub> )	±20 mA
DC Output Current, per Pin (I <sub>OUT</sub> )	±25 mA
DC V <sub>CC</sub> or GND Current, per Pin (I <sub>CC</sub> )	±50 mA
Storage Temperature Range (T <sub>STG</sub> )	$-65^{\circ}C$ to $+ 150^{\circ}C$
Power Dissipation (P <sub>D</sub> )	
(Note 3)	600 mW
S.O. Package only	500 mW
Lead Temperature (T <sub>L</sub> )	
(Soldering, 10 seconds)	260°C

	Min	Max	Units		
Supply Voltage (V <sub>CC</sub> )	4.5	5.5	V		
DC Input or Output Voltage					
(V <sub>IN</sub> , V <sub>OUT</sub> )	0	$V_{CC}$	V		
Operating Temperature Range (T <sub>A</sub> )	-40	+85	°C		
Input Rise or Fall Times					
(t <sub>r</sub> , t <sub>f</sub> )		500	ns		
Note 1: Absolute Maximum Ratings are those values beyond which dam- age to the device may occur.					
Note 2: Unless otherwise specified all voltages	are refere	enced to g	round.		

Note 3: Power dissipation temperature derating—plastic "N" package: -12 mW/°C from 65°C to 85°C.

# **DC Electrical Characteristics**

#### $V_{CC} = 5V \pm 10\%$ unless otherwise specified $T_A = -40^{\circ}C \text{ to } 85^{\circ}C \ T_A = -55^{\circ}C \text{ to } 125^{\circ}C$ $T_A = 25^{\circ}C$ Symbol Parameter Conditions Units Тур **Guaranteed Limits** Minimum HIGH Level VIH 2.0 2.0 2.0 ٧ Input Voltage Maximum LOW Level 0.8 0.8 V<sub>IL</sub> 0.8 V Input Voltage V<sub>ОН</sub> Minimum HIGH Level $V_{IN} = V_{IH} \text{ or } V_{IL}$ Output Voltage $|I_{OUT}| = 20 \ \mu A$ V<sub>CC</sub> V<sub>CC</sub>-0.1 V<sub>CC</sub>-0.1 V<sub>CC</sub>-0.1 V $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 3.98 4.2 3.84 V 3.7 $|I_{OUT}| = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ 5.2 4.98 4.84 4.7 V $V_{IN} = V_{IH} \text{ or } V_{IL}$ Minimum LOW Level V<sub>OL</sub> Voltage $|I_{OUT}| = 20 \ \mu A$ 0 0.1 0.1 0.1 V $|I_{OUT}| = 4.0 \text{ mA}, V_{CC} = 4.5 \text{V}$ 0.2 0.26 0.33 0.4 V $|I_{OUT}| = 4.8 \text{ mA}, V_{CC} = 5.5 \text{V}$ 0.33 V 0.2 0.26 0.4 Maximum Input $V_{IN} = V_{CC}$ or GND, ±1.0 μΑ ±0.1 ±1.0 I<sub>IN</sub> Current V<sub>IH</sub> or V<sub>IL</sub> Maximum Quiescent $V_{IN} = V_{CC} \text{ or } GND$ 8 80 160 μΑ I<sub>CC</sub> Supply Current $I_{OUT} = 0 \ \mu A$ V<sub>IN</sub> = 2.4V or 0.5V (Note 4) 0.6 0.8 0.9 mΑ

Note 4: Measured per pin, all other inputs held at V<sub>CC</sub> or GND.

# **MM74HCT273**

# **AC Electrical Characteristics**


$V_{CC} = 5V$ , $T_A = 25^{\circ}C$ , $C_L = 15 \text{ pF}$ , $t_r = t_f = 6 \text{ ns}$							
Symbol	Parameter	Conditions	Тур	Guaranteed Limits	Units		
f <sub>MAX</sub>	Maximum Operating Frequency		68	30	MHz		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay from Clock to Q		18	30	ns		
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation Delay from Clear to Q		21	30	ns		
t <sub>REM</sub>	Minimum Removal Time, Clear to Clock		-1	5	ns		
t <sub>S</sub>	Minimum Set-Up Time D to Clock		6	20	ns		
t <sub>H</sub>	Minimum Hold Time Clock to D		-3	5	ns		
t <sub>W</sub>	Minimum Pulse Width Clock or Clear		10	16	ns		


### **AC Electrical Characteristics**


 $V_{CC} = 5.0V \pm 10\%$ ,  $C_L = 50$  pF,  $t_r = t_f = 6$  ns unless otherwise specified

Symbol	Parameter	Conditions	T <sub>A</sub> =	25°C	$T_A = -40^{\circ}C$ to $85^{\circ}C$	$T_A = -55^{\circ}C$ to $125^{\circ}C$	Units
			Тур	Guaranteed Limits			Units
f <sub>MAX</sub>	Maximum Operating		68	27	21	18	MHz
	Frequency						
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		22	37	46	56	ns
	Delay from Clock to Q						
t <sub>PHL</sub> , t <sub>PLH</sub>	Maximum Propagation		25	35	44	52	ns
	Delay from Clear to Q						
t <sub>REM</sub>	Minimum Removal		-1	5	6	7	ns
	Time Clear to Clock						
ts	Minimum Set-Up Time		6	20	25	30	ns
	D to Clock						
t <sub>H</sub>	Minimum Hold Time		-3	5	5	5	ns
	Clock to D						
t <sub>W</sub>	Minimum Pulse Width		10	16	25	30	ns
	Clock or Clear						
t <sub>r</sub> , t <sub>f</sub>	Maximum Input Rise			500	500	500	ns
	and Fall Time, Clock						
t <sub>THL</sub> , t <sub>TLH</sub>	Maximum Output Rise		11	15	19	22	ns
	and Fall Time						
C <sub>PD</sub>	Power Dissipation	(Per Flip-Flop)	50		1		pF
	Capacitance (Note 5)						
CIN	Maximum Input		6	10	10	10	pF
	Capacitance						

Note 5:  $C_{PD}$  determines the no load dynamic power consumption,  $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$ , and the no load dynamic current consumption,  $I_{S}=C_{PD} \; V_{CC}{}^{2} \; f + I_{CC}. \label{eq:scalar}$ 







This datasheet has been download from:

www.datasheetcatalog.com

Datasheets for electronics components.